

Serial No. 10/827,507

### IN THE SPECIFICATION

Page 1, lines 5-7 have been amended as follows:

This invention relates to a method for reordering a scan chain [[,]] and, more particularly, to a method for reordering a scan chain that minimizes the peak power consumption of Very Large Scale Integration (VLSI) Circuits.

Page 1, lines 8-11 have been amended as follows:

Along with VLSI Circuits designed to be more complex, higher density transistors and lower power consumption components are used widely. Designing a lower power consumption VLSI circuit is the latest trend.

Page 1, lines 12-23 have been amended as follows:

In recent years, a topic for discussion of the Design for Testability (DFT) of VLSI circuits against the power dissipation has been widely regarded. A general designed circuit is operated in two modes: Normal Mode and Test Mode. In the test mode, the test patterns for testing combinatory logic ~~circuits circuit~~ are stored in the scan register of the system. Some of the test patterns may not appear in the normal mode at all. In other words, the potential conversion of the register [[that]] may not happen in the normal mode ~~possibly~~ and possibly may happen in the test mode. Therefore, the test pattern in the test mode will lead to high power dissipation in the circuit of the register. In another aspect, the test pattern is generated by an Automatic Test Pattern Generator (ATPG) that is designed with DFT and will test the majority of circuits ~~as possibly~~ as it possibly can and make the potential of the circuits frequently convert, thereby causing the condition circuit to be more deteriorated.

Page 2, lines 1-10 have been amended as follows:

It is noteworthy that an oversized peak value of power dissipation will lead to a malfunction of the circuit during testing. Namely ~~and namely~~, a chip normally operating in the normal mode may not be qualified by ATPG. There are various ways of improvement of reducing the power dissipation in the testing mode. Some conventional technologies (R. M. Chou, K. K. Saluja, and V. D. Agrawal, "Scheduling tests for VLSI systems under power constraints," IEEE Trans. VLSI, vol. 5, no. 2, pp. 175-184, 1997 and S. Wang and S. K. Gupta,

Serial No. 10/827,507

"ATPG for heat dissipation minimization during test application," in Proc. IEEE Int. Test Conf., 1994, pp. 250-257) ~~[[are]]~~ used ATPG to create the optimum test patterns capable of reducing the power dissipation.

Page 2, line 11 through page 3, line 19 have been amended as follows:

Further, re-ordering the Scan Chain register can also effectively reduce the power dissipation at the time of the potential conversion. As shown in FIG. 1A, if the test pattern data, 0101, is input to a 4-bit scan chain, ABCD, then ~~it must take 4 times of shifts during total~~ 10 times of the potential state conversion occur in the course of 4 times of shift, wherein the potential state conversion of each bit occurs in the case of the last shift. If the re-ordered scan chain is BDAC, as shown in FIG. 1B, only 2 times of potential state conversion occur in the course of 4 times of shifts. A conventional technology (V Dabholkar, S. Chakravarty, I. Pomeranz, and S. Reddy, "Techniques for minimizing power dissipation in scan and combinational circuits during test application," IEEE Trans. CAD, vol. 17, no. 12, pp. 1325-1333, 1998) provides two algorithms: Random Ordering and Simulated Annealing. However, if there is much test pattern data and there are large amounts of registers, ordering of a large number of registers is necessary so as to highly reduce the power dissipation as much possibly as possible it can, thereby causing uneconomical ~~situation~~ situations. However, simulated annealing an initial state that ~~possibly~~ is possibly close to minimum power dissipation (otherwise, or else it may take long time to perform the algorithm) ~~, which~~ is not practical. Regarding this problem, this invention provides ~~[[a]]~~ research on scan chain ordering that ~~[[fast]]~~ quickly meets the limits of design specifications. Also, still another conventional technology (O. Sinanoglu, I. Bayraktaroglu, and A. Orailoglu, "Scan power reduction through test data transition frequency analysis," in Proc. Int. Test Conf., 2002, pp. 844-850) is provided to insert an inverter into the parts of the positions of the scan chain, thereby reducing the probability of the potential conversion for a reduction of power dissipation. However, the insertion of the inverter will change the circuit placement formerly completed in the physical design of the VLSI circuit, so that this practice is not involved in the research field of this invention. Next, another conventional technology (S. Ghosh, S. Basu, and N. A. Touba, "Joint minimization of power and area in scan testing by scan cell reordering," in Proc. IEEE Computer Society Annual Symposium on VLSI, 2003, pp.) seeks for an optimum scan chain ordering using a Greedy

Serial No. 10/827,507

Algorithm  $[[,]]$  and considers the connection distance between the power dissipation and the registers. Supposing that the coordinates of the two registers are  $(x1, y1)$  and  $(x2, y2)$ , respectively, ~~and then~~  $|x1-x2|+|y1-y2|$  is given for a Manhattan Distance between the two registers.

Page 3, line 20 through page 4, line 5 have been amended as follows:

In addition to the two conditions, as mentioned above, the limitations of the total connection length of the scan chain, namely, the total length of distance between registers, is considered. Again, seeing from the technologies  $[[,]]$  hereinbefore, a fixed value is given for the power dissipation of each of the two registers in the scan chain  $[[,]]$  and, hence, to reduce the peak value of the power dissipation by cutting is to cut down the number of times of the potential state conversion. It is considered in the present invention that the practical power dissipation value of the register is not fixed, so that a small number of times of potential state conversion ~~unnecessarily~~ will not necessarily mean a small power dissipation.

Page 4, line 6 has been amended as follows:

#### SUMMARY OF THE INVENTION INVENTAION

Page 4, lines 7-13 have been amended as follows:

The test pattern data is in a proper order input from the outside of the scan chain into the inside of each of the registers for testing the combinatory logic circuit. When an N-class register is included in a scan chain, the test pattern data must pass through a N clock period to shift its value in a proper order and to store the test pattern data in a corresponding one of the registers. In this process, the shift may cause power dissipation when one of the states, 0-1 or 1-0, of the shift registers is changed.

Page 4, lines 14-23 have been amended as follows:

This method of the present invention is to re-order the corresponding positions of each of the registers on the scan chain for reduction of the peak power dissipation. The algorithm tool according to the present invention not only can match with the current design flow for the VLSI circuit to  $[[fast]]$  quickly determine the proper order of the registers on the scan chain, but also

Serial No. 10/827,507

can meet ~~[[3]]~~ the following design conditions: (1) a peak value of power dissipation at a potential conversion of the register, (2) the maximum value of a total connection length of the scan chain, and (3) the maximum value of a connection distance between two adjacent registers. The scan chain buffer data and the test pattern data are input, and ~~finally-ordered~~ the ordered scan chain buffer data and the test pattern data that meet all conditions are output.

Page 5, lines 1-10 have been amended as follows:

This method of the present invention, hereinbefore, is characterized that (1) an integrated data structure storing buffer and various delay information are built to facilitate data access in the process of program computation, and (2) a Feasible Solution of a Clock Tree can be promptly determined, wherein ~~[[If]]~~ if the Clock Tree is not provided with any feasible solution, the optimum algorithm will not be performed any more, and the determined results are output for reference, (3) some Heuristic concepts, instead of an Exhaustive Search algorithm, are applied to solve the problem, thereby saving time for an optimal solution, and (4) within the range allowable by equipment, the algorithm tool according to the present invention is capable of processing a quite large circuit.

Page 5, lines 12-15 have been amended as follows:

Fig. 1A shows a simple embodiment illustrating a scan chain before being arranged;  
Fig. 1B shows a simple embodiment illustrating a scan chain after being arranged;

Page 5, lines 18 and 19 have been amended as follows:

~~[[Fig.]]~~ Figs. 3A and 3B show ~~shows~~ an I/O block diagram of an algorithm tool according to a particular embodiment of the present invention; and

Page 6, lines 1-7 have been amended as follows:

Figure 2 shows an IC design and layout flow chart according to a conventional technology. Step 1 for layout placement and step 4 for winding are the traditional IC layout steps, wherein timing and noise optimization can be considered together. At step 2, Clock Tree Synthesis is performed to meet Clock Delay and Clock Skew. Next, at step 3, the scan chain re-ordering is performed. At this time, layout for all circuits ~~layout~~ is completed, the scan chain

Serial No. 10/827,507

registers are arranged in order according to ~~[[only]]~~ design specification, and the final ~~finally~~ winding is performed.

Page 6, lines 8-17 have been amended as follows:

~~Figure~~ Figures 3A and 3B show ~~shows~~ an I/O block diagram of an algorithm tool according to a particular embodiment in accordance with the present invention. The scan chain register circuit data 301 defines the name of each of the registers, the 2D coordinates, and the power dissipation value. The 2D coordinates can provide the Manhattan distance for an algorithm. After input of a unit of test pattern data and ~~being input~~, every time a shift is made, ~~and then~~ the total power dissipation of the registers of which the potential is converted and calculated until the test pattern shift stops, ~~and~~, then, the peak value of power dissipation is gained. In the test pattern data 303 of the scan chain, if an M-unit of the test pattern data is provided, the maximum is picked again from the peak values of the corresponding M-unit power dissipation.

Page 6, line 18 through page 7, line 5 have been amended as follows:

For simplicity, it is supposed in the present invention that (1) the defaults of the potential state of each of the registers are 0 before a first unit of the test pattern data is input, and (2) after the former unit of the test pattern data is being completely shifted and output, the values of each of the registers are equal to those of the registers at the input of the scan chain. At, ~~and at~~ this time, another unit of new test pattern data is input. We assume that an algorithm of the power dissipation is performed only when the potential conversion occurs in the scan chain. Three limited conditions are set in the design specification for data 305: (1) the peaking value of the power dissipation at the time of potential conversion of register, (2) the maximum of the total connection length of the scan chain, and (3) the maximum of a connection distance between two adjacent registers.

Page 7, lines 6-14 have been amended as follows:

Generally speaking, the Exhaustive Search ~~is quite easy to get~~ easily obtains an optimal solution. Specifically, ~~that is to say~~, all registers are sequentially arranged, and a unit of the optimal arrangement order is found to meet all the limited conditions. However, the main

Serial No. 10/827,507

disadvantages are as follows. ~~First, the cases that (1)~~ N! type(s) of arrangements are provided for N unit(s) of registers, and the maximum power dissipation must be compared with each arrangement. Thus, so that the algorithm is very largely complicated. Second, if and (2) If there is no feasible solution that meets the limited condition(s), the determination is not made until the N! type(s) of the arrangement(s) is/are implemented.

Page 7, line 15 through page 8, line 11 have been amended as follows:

~~As described above, fore regarding~~ Regarding the problem as described above, the developed algorithm tool according to the present invention provides ~~the as possibly as it can~~ prompt ~~[[the]]~~ determination of a feasible solution, and ~~quick~~ quickly and effectively searches ~~effective search~~ for an optimal solution. The main step of the algorithm tool includes three items as ~~follow~~ follows:

1. According to the maximum limited distance between the two adjacent registers, first at step ~~[[1]]~~ 307, in Figure 3A, it is determined whether a Feasible Solution meeting the limit condition is provided. If any exists, at step ~~[[2]]~~ 307, in Figure 3A, each register ~~[[is]]~~ adjacent to a register ~~[[that]]~~ is searched, and a database is built to store the information at step 309. If none exists, no feasible solution 321 meeting the condition is provided;

2. ~~[[An]]~~ If an event 311 impossibly meets the maximum limited distance and the maximum, ~~[[and]]~~ the total length of the scan chain is ~~deleted~~ ignored; and

3. For the given test pattern, the arrangement order 313 of the register on the scan chain is made for a reduction of the peak value of the power dissipation. Also, ~~[[and]]~~ it is determined whether the peak value limit of the power dissipation and the limit condition 315 of the maximum total length for the scan chain connection ~~aeoord~~ accords. If the determination is yes, the updated scan chain arrangement 317 and the corresponding scan chain test pattern data 319 are output, ~~and~~ If not the determination is no, no feasible solution 321 meeting the limit condition of design is provided.

Page 8, line 12 has been amended as follows:

The present invention will be described in more ~~details~~ detail hereinafter.

Serial No. 10/827,507

Page 8, line 13 has been amended as follows:

Establishment of a Database of ~~Register~~ Registers Adjacent to Each Other

Page 8, lines 14-21 have been amended as follows:

A memory space is used to build a register database that meets the maximum distance between ~~[[the]]~~ two registers adjacent to each other. In the course of arrangement of each of the registers, the registers possibly adjacent to each other are determined according to the limit condition. If there are a large number of ~~[[the]]~~ registers in the scan chain, it takes much time in a one-by-one search. Therefore, it is required to pre-build a group database of registers adjacent to each other. At the time of the arrangement, the search field can be narrowed, thereby saving much time in the search.

Page 9, lines 1-17 have been amended as follows:

1. The distributed areas on the coordinates of all registers are divided into the form of a grid, and a grid 403 attributed to each register is stored, with ~~[[; use]]~~ D representing the maximum limit of the distance between two registers that are adjacent to each other. The distributed areas of registers are divided into grids of 2D in length and width. When a scan chain register file is read, the coordinates of each of the registers are saved at the same time. In addition, the positions of each of the registers in the grid are unnecessarily fixed in the center so that the two adjacent registers are possibly in the circumference of the grid and their coordinates must also be saved. For example, in the case of D=5, if the register coordinates are (37, 52), then, the register stays in a grid (4, 6). Said register stays at the lower right-hand corner, so the corresponding adjacent registers will be in grids (5, 6), (4, 5), and (5, 5);

2. A register 405 falling in each grid is recorded; and

3. An adjacent registers group 407 according to the maximum distance limit in the grid and in the circumference of the grid is found and recorded.

Page 9, line 18 through page 10, line 3 have been amended as follows:

However, if the maximum limit of the distance between the two adjacent registers is ~~[[over]]~~ exceeded, it is not proper to build such a database for a search request. The higher maximum limit of distance is required, ~~[[tbe]]~~ more ~~[[the]]~~ registers adjacent to each other ~~[[is]]~~

Serial No. 10/827,507

are employed, and also ~~[[the]]~~ more ~~[[the]]~~ data must be stored. Thus, ~~[[the]]~~ more ~~[[the]]~~ data is searched, and ~~[[the]]~~ more time is taken. Consequently, in the condition of an invalid search, the memory space is wasted without any reason. Hereby, in order to solve this problem, in the present invention based on the statistics, only when the amount of the grid is larger than or equal to 9 (grids), a database of the adjacent registers is built. When the amount of grid is smaller than 9 (grids), or else, a search in an entire area will be made.

Page 10, lines 4 and 5 have been amended as follows:

For an ~~[[An]]~~ Event Impossibly Meeting the Maximum Limited Distance and the Maximum, the Total Length of the Scan Chain is Deleted Ignored.

Page 10, lines 9-13 have been amended as follows:

Existence in a register without any corresponding group of the adjacent registers ~~[[:]]~~ indicates that the design is provided with no feasible solution. Existence in a register with only an adjacent register indicates that the register must be the output terminal of this scan chain, and its adjacent register is second in arrangement order.

Page 10, lines 14-18 have been amended as follows:

Existence in two registers with only an adjacent register ~~[[:]]~~ for both of the two adjacent registers indicates ~~indicate~~ no feasible solution ~~is given~~. For example, if the register A1 is adjacent to the register A, then the register B1 is adjacent to the register B. If A is B1, then, it is inferred that A1 is B. Except for A and B, no registers are adjacent so that no solution is given.

Page 10, lines 19 and 20 have been amended as follows:

Two registers are different from each other indicates ~~and indicate~~ that one register can be made as the input of the scan chain, and the other as the output.

Page 10, lines 21-23 have been amended as follows:

At least four registers with only an adjacent register indicates ~~indicate~~ that no feasible solution is given. Except for the I/O terminals of the scan chain, no places allow the register, so no feasible solution is given.



Serial No. 10/827,507

Page 11, lines 1-23 have been amended as follows:

Next, for the event not meeting the maximum, the total length limit of the scan chain is ~~deleted~~ ignored. At this step, the best case and the worst case are respectively estimated for the scan chain length. Regarding any of the registers I, the distance  $D_i^{\min}$  closer to the other registers, the distance  $D_i^{\max}$  further from the other registers, and the distance  $D_i^{\text{avg}}$  equidistant from the other registers are estimated. If  $L_{\min} = \sum_i D_i^{\min}$ ,  $L^{\max} = \sum_i D_i^{\max}$ , and  $L^{\text{avg}} = \sum_i D_i^{\text{avg}}$  are made, then through the estimation, the scan chain length is given  $L^{\min}$  for the best case, while the scan chain length is given  $L^{\max}$  for the worst case. The actual scan chain length is not probably  $L^{\min}$  or  $L^{\max}$ , but the length falls within the two margins, so that a judgment can be made between the two margins. It is assumed that the total limit of the length of the maximum scan chain is  $L_{\text{lim}}$  and the two lengths are compared with each other for estimation, and, then, a conclusion is made as follows:  $L_{\text{lim}} < L^{\min}$ : no feasible solution given;

$L^{\min} \leq L_{\text{lim}} < L^{\max}$ : at the time of the arrangement of the scan chain ~~registers~~ register at a next step, in addition to a search for a combination of the peak values in the adjacent registers so as to reduce power dissipation, a case beyond the total limit of the length of the maximum scan chain also being taken into consideration so that registers must be arranged to shorten the scan chain on the occasion; and

$L^{\min} > L_{\text{lim}}$ : at the time of arrangement of the scan chain registers at a next step, the total limit of length of the maximum scan chain not being taken into consideration but a search is made of a set of peak values in the adjacent registers to reduce power dissipation.

Page 12, line 1 has been amended as follows:

#### Arrangement of the Registers on the Scan Chain

Page 12, lines 2-9 have been amended as follows:

When the shift of a test pattern on the scan chain is observed, it can be found that [[more]] the closer the register is ~~close~~ to the output of the scan chain, the more groups of the shift registers of the opposite test pattern will pass by. Thus, the state conversion of register 0-1 or 1-0 may be caused [[for]] many times in the course of the shift. In the algorithm tool according to the present invention, registers at the output of the scan chain are in advance set,

Serial No. 10/827,507

and then the registers are recursively arranged in order towards the input terminal. The point is to decide a next optimal register to be arranged at an optimal register of the output terminal.

Page 12, lines 10-23 have been amended as follows:

A peak value of the power dissipation is not given in the calculation until the registers on the entire scan chain ~~[[is]]~~ are fully arranged. Also, ~~also~~, the calculation is enormous so that an actual value of the power dissipation cannot be given in the course of a recursive arrangement. In the aspect of the reduction of the power dissipation peak, it is expected in the method of the present invention that the number of times of the register state conversion caused in the period of shift is reduced, which is a concept on the statistics for an average in order to avoid an enormous peak value of the power dissipation at the time of huge state conversion. In order to reduce the calculation loading at the same time, the algorithm tool according to the present invention uses a logical XOR calculation to every time sort out a next optimal register in a set of registers having not been arranged in the course of arrangement so that the opposite test patterns can be a little different from the test patterns of the registers so far having been arranged, thereby reducing the probability of register state conversion in each shift.

Page 13, lines 4-10 have been amended as follows:

First, B, C, and D respectively corresponding to A are calculated through XOR, and the minimum is used as an adjacent register of A. In case of  $XOR(B,A)=4$ ,  $XOR(C,A)=1$ , and  $XOR(D,A)=4$ , C is adjacent to A. Next, B and C respectively corresponding to C are calculated through XOR, and the minimum is used as an adjacent register of C; in case of  $XOR(B,C)=5$  and  $XOR(D,C)=2$ , D is adjacent to C, and B is the last one remaining. Thus, BDCA is the arrangement in order made from the input to the output on the scan chain.

Page 13, lines 16-19 have been amended as follows:

According to the last step, the special case of the built adjacent register database is used so that a register exists ~~is existed~~ with an adjacent register only, and two registers exist, ~~are existed~~ respectively, with an adjacent register only and the two registers are different from their adjacent registers.

Serial No. 10/827,507

Page 14, lines 1-4 have been amended as follows:

If no special conditions occurred, the minority of the adjacent registers among all registers is used as the registers at the output. Thus, in ~~[[the]]~~ that case, the register cannot find an adjacent register in the scan chain is reduced, thereby facilitating the algorithm in time saving.

Page 14, lines 5-11 have been amended as follows:

No provision of an adjacent register database indicates that there is no strict limit of the maximum distance between the adjacent registers, and, thus, the probability that the register cannot find any adjacent register in the scan chain is lower. At this time, of all registers, a register of the maximum power dissipation is used as an output terminal, and that register less different from the test pattern is used as an input terminal, thereby effectively lowering the impact of the register of maximum power dissipation to the peak value of power dissipation through full design.

Page 14, lines 15-21 have been amended as follows:

Ordering of the registers on the scan chain simply through the reduction of the peak value of the power dissipation only may be contrary to the limit of the maximum scan chain length. To solve the problem, the time for the algorithm tool to order the scan chain must be determined best of all through shortening of the distance to the registers for conformability with the limit of maximum length. In the preferred embodiment of the present invention, an experience is used for estimation.

Page 14, line 22 through page 15, line 2 have been amended as follows:

After the registers being arranged each time through the results given from the algorithm with XOR, the remaining length compared with the maximum length is estimated, the number of registers not arranged is divided, and finally, an average remaining distance is given.

Page 15, lines 3-9 have been amended as follows:

Next, estimation of the margin around the average remaining distance is considered. The average estimation of the two proximal distance  $D^{\min} = L^{\min}/\Sigma_i$  is ideal, while average estimation of the averaged distance  $D^{\text{avg}} = L^{\text{avg}}/\Sigma_i$  is actual. Thus, ~~thus~~, the minimum between  $10 * D^{\min}$

Serial No. 10/827,507

and  $(D^{\min} + D^{\text{avg}})/2$  is taken in the method of the present invention for estimation. Once the averaged remaining distance is less than the estimative value, the next registers are arranged very adjacent to each other.

Page 15, line 19 through page 16, line 14 have been amended as follows:

In short, in the present invention, a method of reordering a scan chain for the design of testability on a VLSI with low power dissipation is provided to work with the current design flow for the VLSI, to promptly determine the sequence of registers on a suitable scan chain, and to meet three limited conditions in the design specification: (1) the peak value of power dissipation at the time of potential conversion of register, (2) the maximum of total connection length of the scan chain and (3) the maximum of connection distance between adjacent two registers. The main steps of performing the algorithm tool in accordance with the present invention include: to determine whether a Feasible Solution meeting the maximum limit of distance between the two registers adjacent to each other being provided. If a Feasible Solution exists, if yes, a database of registers adjacent to each other is built. If no Feasible Solution exists, if not, no feasible solution meeting the limit condition of design is provided. An event ~~impossibly meeting~~ meets the maximum limited distance and the maximum and the total length of the scan chain is ~~deleted~~ ignored. For the given test pattern, the registers on the scan chain are re-ordered, and it is determined whether the peak value limit of power dissipation and the limit condition of maximum total length for the scan chain connection accord. With a positive determination, if yes, the updated scan chain arrangement and the corresponding scan chain test pattern data are output. With a negative determination, if not, no feasible solution meeting the limit condition of design is provided.

Page 16, lines 15-19 have been amended as follows:

As described above, only operational principles are given that ~~[[does]]~~ do not limit the present invention. Although the invention has been explained in relation to its preferred embodiment, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the invention as hereinafter claimed.

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**